6 lines
79 B
Verilog
6 lines
79 B
Verilog
module IBUF(
|
|
input wire I,
|
|
output wire O
|
|
);
|
|
assign O = I;
|
|
endmodule |